JPS6233347Y2 - - Google Patents

Info

Publication number
JPS6233347Y2
JPS6233347Y2 JP1979003239U JP323979U JPS6233347Y2 JP S6233347 Y2 JPS6233347 Y2 JP S6233347Y2 JP 1979003239 U JP1979003239 U JP 1979003239U JP 323979 U JP323979 U JP 323979U JP S6233347 Y2 JPS6233347 Y2 JP S6233347Y2
Authority
JP
Japan
Prior art keywords
emitter
base
drive transistor
transistor
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1979003239U
Other languages
English (en)
Japanese (ja)
Other versions
JPS55103973U (en]
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1979003239U priority Critical patent/JPS6233347Y2/ja
Publication of JPS55103973U publication Critical patent/JPS55103973U/ja
Application granted granted Critical
Publication of JPS6233347Y2 publication Critical patent/JPS6233347Y2/ja
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601Structure
    • H01L2224/0603Bonding areas having different sizes, e.g. different heights or widths

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Bipolar Transistors (AREA)
  • Wire Bonding (AREA)
  • Bipolar Integrated Circuits (AREA)
JP1979003239U 1979-01-11 1979-01-11 Expired JPS6233347Y2 (en])

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1979003239U JPS6233347Y2 (en]) 1979-01-11 1979-01-11

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1979003239U JPS6233347Y2 (en]) 1979-01-11 1979-01-11

Publications (2)

Publication Number Publication Date
JPS55103973U JPS55103973U (en]) 1980-07-19
JPS6233347Y2 true JPS6233347Y2 (en]) 1987-08-26

Family

ID=28807049

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1979003239U Expired JPS6233347Y2 (en]) 1979-01-11 1979-01-11

Country Status (1)

Country Link
JP (1) JPS6233347Y2 (en])

Also Published As

Publication number Publication date
JPS55103973U (en]) 1980-07-19

Similar Documents

Publication Publication Date Title
JPS63140571A (ja) バイポ−ラトランジスタおよびその製造方法
JPS6249663A (ja) 半導体装置の製造方法
JPS6113381B2 (en])
JPS61147572A (ja) 半導体装置の製造方法
GB947674A (en) Semiconductor amplifier
JPS6233347Y2 (en])
JPS6112392B2 (en])
JP3149913B2 (ja) トランジスタの製造方法
JPH0113425Y2 (en])
JPS5871655A (ja) 半導体装置
JPH0136710B2 (en])
JPS6018148B2 (ja) 半導体記憶装置の製造方法
JPS63211755A (ja) 半導体装置の製造方法
JPS61164260A (ja) バイポ―ラトランジスタ
JPS606104B2 (ja) Mis半導体装置
JP2969669B2 (ja) 半導体装置の製造方法
JPH079938B2 (ja) 半導体集積回路
JPS6129152B2 (en])
JPH01239868A (ja) 半導体装置
JPS58107645A (ja) 半導体装置の製法
JPS6336567A (ja) 半導体装置及びその製造方法
JPS586161A (ja) 半導体装置
JPH0650740B2 (ja) 半導体装置
JPS6327863B2 (en])
JPS58141564A (ja) バイポ−ラ・トランジスタ